

General Description

The MAX5556-MAX5559 stereo audio sigma-delta digital-to-analog converters (DACs) offer a simple and complete stereo digital-to-analog solution for media servers, set-top boxes, video-game hardware, automotive rear-seat entertainment and other general consumer audio applications. These DACs feature built-in digital interpolation/filtering, sigma-delta digital-to-analog conversion and analog output filtering. Control logic and mute circuitry minimize audible pops and clicks during power-up, power-down, clock changes, or when invalid clock conditions occur.

The MAX5556-MAX5559 receive input data over a flexible 3-wire interface, supporting I²S-compatible, left-justified, right-justified 16-bit, and right-justified 18-bit audio data. Data can be clocked by either an external or internal serial clock. The internal serial clock frequency is programmable by selection of a master clock (MCLK) and sample clock (LRCLK) ratio. Sampling rates from 2kHz to 50kHz are supported.

The MAX5556-MAX5559 operate from a single +4.75V to +5.5V analog supply with total harmonic distortion plus noise below -87dB. These devices are available in 8-pin SO packages and are specified over the -40°C to +85°C industrial temperature range.

Applications


Digital Video Recorders and Media Servers

Set-Top Boxes

Video-Game Hardware

Automotive Rear-Seat Entertainment

Typical Operating Circuit



Features


- ♦ Simple and Complete Stereo Audio DAC Solutions, No Controls to Set
- ♦ Sigma-Delta Stereo DACs with Built-In **Interpolation and Analog Output Filters**
- ♦ I²S-Compatible Digital Audio Interface (MAX5556)
- **♦** Clickless/Popless Operation
- ♦ Output Voltage Swing: 3.5Vp-p
- ♦ -87dB THD+N
- ♦ +87dB Dynamic Range
- ♦ Sample Frequencies (fs) from 2kHz to 50kHz
- ♦ Master Clock (MCLK) up to 25MHz
- **♦** Automatic Detection of Clock Ratio (MCLK/ LRCLK)

Ordering Information

PART	PIN- PACKAGE	PKG CODE	DATA FORMAT
MAX5556ESA	8 SO	S8-5	Left-justified I ² S data
MAX5557ESA*	8 SO	S8-5	Left-justified data
MAX5558ESA*	8 SO	S8-5	Right-justified 16-Bit data
MAX5559ESA*	8 SO	S8-5	Right-justified 18-Bit data

Note: All devices are specified over the -40°C to +85°C operating temperature range. Contact factory for +105°C operation. *Future product—contact factory for availability.

Pin Configuration



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	0.3V to +6.0V	Package Thermal Re
OUTL, OUTR, SDATA to GND0.3	$V \text{ to } (V_{DD} + 0.3V)$	Operating Temperat
Current Into Any Pin (excluding VDD and GND))±10mA	Junction Temperatur
OUTL, OUTR Shorted to GND	Continuous	Storage Temperature
SCLK, LRCLK, MCLK to GND	0.3V to +6.0V	Lead Temperature (s
Continuous Power Dissipation ($T_A = +70$ °C)		
8-Pin SO (derate 5.88mW above +70°C)	471mW	

Package Thermal Resistance (θ _{JA})	170°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +4.75 \text{V to } +5.5 \text{V}, \text{GND} = 0 \text{V}, \text{R}_{OUT} = 10 \text{k}\Omega, \text{C}_{OUT} = 10 \text{pF}, \text{OdBFS sine-wave signal at } 997 \text{Hz}, \text{f}_{LRCLK} \text{ (fs)} = 48 \text{kHz}, \text{f}_{MCLK} = 12.288 \text{MHz}, \text{measurement bandwidth } 10 \text{Hz} \text{ to } 20 \text{kHz}, \text{unless otherwise specified}.$ $T_{A} = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$, unless otherwise noted. Outputs are unloaded, unless otherwise noted. Typical values at $V_{DD} = +5 \text{V}$, $T_{A} = +25 ^{\circ}\text{C}$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER SUPPLY	II		.				
Supply Voltage	V_{DD}		4.75	5.0	5.50	V	
Complet Company	1	Up to 48ksps		13	15	mΛ	
Supply Current	I _{DD}	Static digital		6	8.5	mA	
Dower Discipation		Up to 48ksps		65	82.5	m\\\	
Power Dissipation		Static digital		30	44	mW	
DYNAMIC PERFORMANCE (Note	2)						
Dynamic Range, 16-Bit		Unweighted	84	86		dB	
Dynamic Range, 16-Bit		A-weighted	86	90		иь	
Dynamia Danga 19 Dit to 24 Dit		Unweighted		87		dB	
Dynamic Range, 18-Bit to 24-Bit		A-weighted		91		иь	
Tatal I I amazaria Distantian Diva		0dBFS		-86	-81	dB	
Total Harmonic Distortion Plus Noise, 16-Bit	THD+N	-20dBFS		-67			
Noise, To Bit		-60dBFS		-26	-24		
T		0dBFS		-87		dB	
Total Harmonic Distortion Plus Noise, 18-Bit to 24-Bit	THD+N	-20dBFS		-68			
Noise, To bit to 24 bit		-60dBFS		-27		1	
Interchannel Isolation		1kHz full-scale output (crosstalk)		94		dB	
COMBINED DIGITAL AND INTEG	RATED ANA	LOG FILTER FREQUENCY RESPONSE	(Note 3)				
		-0.5dB corner	0.46				
Passband		-3dB corner			0.49	fs	
		-6dB corner			0.50	<u> </u>	
		$10Hz$ to $20kHz$ ($f_S = 48kHz$)	-0.025		+0.08		
Frequency Response/Passband Ripple		10Hz to 20kHz (f _S = 44.1kHz)	-0.025		+0.08	dB	
Прріс		10Hz to 16kHz ($f_S = 32kHz$)	-6.000		+0.073		
Stopband					0.5465	fs	
Stopband Attenuation			52			dB	
Group Delay	tgd			20 / f _S		S	
Passband Group-Delay Variation	Δt_{gd}	20Hz to 20kHz	±0.4 / fs		S		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +4.75V \text{ to } +5.5V, \text{ GND} = 0V, \text{ R}_{OUT} = 10\text{k}\Omega, \text{ C}_{OUT} = 10\text{pF}, \text{ 0dBFS sine-wave signal at } 997\text{Hz}, \text{ f}_{LRCLK} \text{ (fs)} = 48\text{kHz}, \text{ f}_{MCLK} = 12.288\text{MHz}, \text{ measurement bandwidth } 10\text{Hz} \text{ to } 20\text{kHz}, \text{ unless otherwise specified.} \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Outputs are unloaded, unless otherwise noted. Typical values at $V_{DD} = +5V$, $V_{A} = +25^{\circ}\text{C}$.) (Note 1)

Interchannel Gain Mismatch	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Gain Error 4.5 4.5 % Gain Drift 100 ppm/°C ANALOG OUTPUTS Full-Scale Output Voltage VOUTR. VOUTL 3.25 3.5 3.75 VP-P DC Quiescent Output Voltage VQ Input code = 0 2.4 V V Minimum Load Resistance RL 3 kΩ D pF Maximum Load Capacitance CL 100 pF dB Power-Supply Rejection Ratio PSRR VRIPPLE = 100mVP-P, frequency = 1kHz 66 dB POP AND CLICK SUPPRESSION B VRIPPLE = 100mVP-P, frequency = 1kHz 66 dB Power-Up Until Bias Established Figure 14 360 ms Valid Clock to Normal Operation Soft-start ramp time, Figure 15 (Note 5) 20 ms Valid Clock to Normal Operation Soft-start ramp time, Figure 15 (Note 5) 20 ms DIGITAL AUDIO INTERFACE (SUCK, SDATA, MCLK, LRCLK) NULL KL RAMPACE (SUCK) NULL KL RAMPACE (SUCK) </td <td>DC CHARACTERISTICS</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	DC CHARACTERISTICS						
ANALOG OUTPUTS	Interchannel Gain Mismatch				0.1	0.4	dB
ANALOG OUTPUTS Full-Scale Output Voltage VOUTR. VOUTL S.25 3.5 3.75 VP-P	Gain Error			-5		+5	%
Full-Scale Output Voltage	Gain Drift				100		ppm/°C
DC Quiescent Output Voltage VQ Input code = 0	ANALOG OUTPUTS						
Minimum Load Resistance Ri	Full-Scale Output Voltage	Voutr, Voutl		3.25	3.5	3.75	V _{P-P}
Maximum Load Capacitance CL 100 pF	DC Quiescent Output Voltage	VQ	Input code = 0		2.4		V
Power-Supply Rejection Ratio PSRR VRIPPLE = 100mVp.p., frequency = 1kHz 66 dB	Minimum Load Resistance	RL			3		kΩ
POP AND CLICK SUPPRESSION	Maximum Load Capacitance	CL			100		рF
Mute Attenuation	Power-Supply Rejection Ratio	PSRR	VRIPPLE = 100mVp-p, frequency = 1kHz		66		dB
Power-Up Until Bias Established Figure 14 360 ms Valid Clock to Normal Operation Soft-start ramp time, Figure 15 (Note 5) 20 ms DIGITAL AUDIO INTERFACE (SCLK, SDATA, MCLK, LRCLK) Input-Voltage High VjH 2.0 V	POP AND CLICK SUPPRESSION	N					
Valid Clock to Normal Operation Soft-start ramp time, Figure 15 (Note 5) 20 ms	Mute Attenuation				100		dB
DIGITAL AUDIO INTERFACE (SCLK, SDATA, MCLK, LRCLK) Input-Voltage High	Power-Up Until Bias Established		Figure 14		360		ms
Input-Voltage High	Valid Clock to Normal Operation		Soft-start ramp time, Figure 15 (Note 5)		20		ms
Input-Voltage Low	DIGITAL AUDIO INTERFACE (S	CLK, SDATA, I	MCLK, LRCLK)				
Input Leakage Current	Input-Voltage High	VIH		2.0			V
Input Capacitance	Input-Voltage Low	VIL				0.8	V
TIMING CHARACTERISTICS Input Sample Rate fs MCLK/LRCLK = 512 10 MCLK/LRCLK = 384 20 Ins MCLK/LRCLK = 256 20 MCLK/LRCLK = 512 10 MCLK/LRCLK = 256 20 MCLK/LRCLK = 384 20 Ins MCLK/LRCLK = 256 20 MCLK/LRCLK = 256 20 Ins MCLK/LRCLK = 256 20 MCLK/LRCLK = 256 20 Ins MCLK/LRCLK = 256 2	Input Leakage Current	I _{IN}		-10		+10	μΑ
Input Sample Rate	Input Capacitance				8		рF
MCLK Pulse-Width Low t _{MCLK} L MCLK/LRCLK = 512 10 ns MCLK Pulse-Width High t _{MCLK} LRCLK = 256 20 ns MCLK Pulse-Width High t _{MCLK} LRCLK = 512 10 ns MCLK/LRCLK = 384 20 ns MCLK/LRCLK = 256 20 ns EXTERNAL SCLK MODE (Note 6) 25 75 % SCLK Duty Cycle (Note 6) 25 75 % SCLK Pulse-Width Low t _{SCLK} 20 ns SCLK Pulse-Width High t _{SCLK} 20 ns SCLK Period t _{SCLK} 20 ns LRCLK Edge to SCLK Rising t _{SLR} 20 ns LRCLK Edge to SCLK Rising t _{SLR} 20 ns SDATA Valid to SCLK Rising t _{SDS} 20 ns	TIMING CHARACTERISTICS						
MCLK Pulse-Width Low t _{MCLK/LRCLK} = 384 20 ns MCLK Pulse-Width High t _{MCLK/LRCLK} = 256 20 ns MCLK Pulse-Width High t _{MCLK/LRCLK} = 512 10 ns MCLK/LRCLK = 384 20 ns MCLK/LRCLK = 256 20 ns EXTERNAL SCLK MODE (Note 6) 25 75 % SCLK Pulse-Width Low t _{SCLKL} 20 ns SCLK Pulse-Width High t _{SCLK} 20 ns SCLK Period t _{SCLK} 20 ns LRCLK Edge to SCLK Rising t _{SLR} 20 ns LRCLK Edge to SCLK Rising t _{SLR} 20 ns SDATA Valid to SCLK Rising t _{SDS} 20 ns	Input Sample Rate	fs		2		50	kHz
MCLK/LRCLK = 256 20 MCLK/LRCLK = 512 10 MCLK/LRCLK = 384 20 ms MCLK/LRCLK = 256 20 MCLK/LRCLK = 256 20 ms MCLK/LRCLK = 256 20 ms MCLK/LRCLK = 256 20 MCLK/LRCLK = 256 MCLK/LRCLK = 256 20 MCLK/LRCLK = 256 MCLK/LR			MCLK/LRCLK = 512	10			
MCLK Pulse-Width High t _{MCLKH} MCLK/LRCLK = 512 ms 10 ms EXTERNAL SCLK MODE MCLK/LRCLK = 256 ms 20 ms LRCLK Duty Cycle (Note 6) 25 75 % SCLK Pulse-Width Low t _{SCLKL} 20 ms SCLK Pulse-Width High t _{SCLK} 20 ms SCLK Period t _{SCLK} 1/(128 ms SCLK Edge to SCLK Rising t _{SLRS} 20 ms LRCLK Edge to SCLK Rising t _{SLRH} 20 ms SDATA Valid to SCLK Rising t _{SDS} 20 ms	MCLK Pulse-Width Low	tMCLKL	MCLK/LRCLK = 384	20			ns
MCLK Pulse-Width High t _{MCLK/LRCLK} = 384 20 ns EXTERNAL SCLK MODE LRCLK Duty Cycle (Note 6) 25 75 % SCLK Pulse-Width Low t _{SCLK} 20 ns SCLK Pulse-Width High t _{SCLK} 20 ns SCLK Period t _{SCLK} 1/(128 ns LRCLK Edge to SCLK Rising t _{SLRS} 20 ns LRCLK Edge to SCLK Rising t _{SLR} 20 ns SDATA Valid to SCLK Rising t _{SDS} 20 ns			MCLK/LRCLK = 256	20			
MCLK/LRCLK = 256 20			MCLK/LRCLK = 512	10			
EXTERNAL SCLK MODE LRCLK Duty Cycle (Note 6) 25 75 % SCLK Pulse-Width Low tsclkl 20 ns SCLK Pulse-Width High tsclkh 20 ns SCLK Period tsclk 1/(128 x fs) ns LRCLK Edge to SCLK Rising tslrs 20 ns LRCLK Edge to SCLK Rising tslrh 20 ns SDATA Valid to SCLK Rising tslrh 20 ns	MCLK Pulse-Width High	^t MCLKH	MCLK/LRCLK = 384	20			ns
LRCLK Duty Cycle (Note 6) 25 75 % SCLK Pulse-Width Low tsclkl 20 ns SCLK Pulse-Width High tsclkh 20 ns SCLK Period tsclk 1/(128 x fs) ns LRCLK Edge to SCLK Rising tslrs 20 ns LRCLK Edge to SCLK Rising tslrh 20 ns SDATA Valid to SCLK Rising tslrh 20 ns			MCLK/LRCLK = 256	20			
SCLK Pulse-Width Low tsclkl 20 ns SCLK Pulse-Width High tsclkH 20 ns SCLK Period tsclk 1/(128 x fs) ns LRCLK Edge to SCLK Rising tslrs 20 ns LRCLK Edge to SCLK Rising tslrh 20 ns SDATA Valid to SCLK Rising tslrh 20 ns	EXTERNAL SCLK MODE						
SCLK Pulse-Width High tsclkh 20 ns SCLK Period tsclk 1/(128	LRCLK Duty Cycle		(Note 6)	25		75	%
SCLK Period tsclk 1/(128 x fs) ns LRCLK Edge to SCLK Rising tslrs 20 ns LRCLK Edge to SCLK Rising tslrh 20 ns SDATA Valid to SCLK Rising tslrh 20 ns	SCLK Pulse-Width Low	tsclkl		20			ns
LRCLK Edge to SCLK Rising tslrs 20 ns LRCLK Edge to SCLK Rising tslrh 20 ns SDATA Valid to SCLK Rising tslrh 20 ns SDATA Valid to SCLK Rising tslrh 20 ns	SCLK Pulse-Width High	tsclkh		20			ns
LRCLK Edge to SCLK Rising tslRH 20 ns SDATA Valid to SCLK Rising tsDS 20 ns	SCLK Period	tsclk					ns
LRCLK Edge to SCLK Rising t _{SLRH} SDATA Valid to SCLK Rising t _{SDS} 20 ns	LRCLK Edge to SCLK Rising	tslrs		20			ns
SDATA Valid to SCLK Rising t _{SDS} 20 ns	LRCLK Edge to SCLK Rising			20			ns
	SDATA Valid to SCLK Rising			20			ns
	SCLK Rising to SDATA Hold Time			20			ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +4.75V \text{ to } +5.5V, \text{ GND} = 0V, \text{ R}_{OUT} = 10\text{k}\Omega, \text{ C}_{OUT} = 10\text{pF}, \text{ 0}dBFS \text{ sine-wave signal at } 997\text{Hz}, \text{ f}_{LRCLK} \text{ (fs)} = 48\text{kHz}, \text{ f}_{MCLK} = 12.288\text{MHz}, \text{ measurement bandwidth } 10\text{Hz} \text{ to } 20\text{kHz}, \text{ unless otherwise specified. } T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Outputs are unloaded, unless otherwise noted. Typical values at $V_{DD} = +5V$, $T_{A} = +25^{\circ}\text{C}$.) (Note 1)

•			, , , , ,			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INTERNAL SCLK MODE						
LRCLK Duty Cycle		(Note 7)		50		%
Internal SCLK Period	tisclk	(Note 8)	1 / fsclk			ns
LRCLK Edge to Internal SCLK	tisclkr			tisclk / 2		ns
SDATA Valid to Internal SCLK	tisds	MCLK period = t _{MCLK}	t _{MCLK} + 10		•	ns
SDATA Valid to Internal SCLK	tisdh	MCLK period = t _{MCLK}	tMCLK			ns

- **Note 1:** 100% production tested at $T_A = +85^{\circ}C$. Limits to -40°C are guaranteed by design.
- Note 2: 0.5 LSB of triangular PDF dither added to data.
- Note 3: Guaranteed by design, not production tested.
- Note 4: PSRR test block diagram shown in Figure 1 denotes the test setup used to measure PSRR.
- **Note 5:** Volume ramping interval starts from establishment of a valid MCLK to LRCLK ratio. Total time is proportional to the sample rate (fs). 20ms based on 48ksps operation.
- Note 6: In external SCLK mode, LRCLK duty cycles are not limited, provided all data formatting requirements are met. See Figures 4–7
- **Note 7:** The LRCLK duty cycle must be 50% $\pm 1/2$ MCLK period in internal SCLK mode.
- Note 8: The SCLK/LRCLK ratio can be set to 32, 48, or 64, depending on the device and the MCLK/LRCLK ratio selected. See Figures 4–7.







Figure 1. PSRR Test Block Diagram


Typical Operating Characteristics


 $(V_{DD} = +5V, GND = 0V, R_{OUT} = 10k\Omega, C_{OUT} = 10pF, T_A = +25^{\circ}C, unless otherwise noted.)$



























Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, GND = 0V, R_{OUT} = 10k\Omega, C_{OUT} = 10pF, T_A = +25^{\circ}C, unless otherwise noted.)$














Pin Description

PIN	NAME	FUNCTION
1	SDATA	Serial Audio Data Input. Data is clocked into the MAX5556–MAX5559 on the rising edge of the internal or external SCLK. Data is input in two's complement format, MSB first. The state of LRCLK determines whether data is directed to OUTL or OUTR.
2	SCLK	External Serial Clock Input. Data is strobed on the rising edge of SCLK.
3	LRCLK	Left-/Right-Channel Select Clock. For the MAX5556, drive LRCLK low to direct data to OUTL or LRCLK high to direct data to OUTR. For the MAX5557/MAX5558/MAX5559, drive LRCLK high to direct data to OUTL or LRCLK low to direct data to OUTR.
4	MCLK	Master Clock Input. The MCLK/LRCLK ratio must equal to 256, 384, or 512.
5	OUTR	Right-Channel Analog Output
6	GND	Ground
7	V _{DD}	Power-Supply Input. Bypass V_{DD} to GND with a 0.1 μ F capacitor in parallel with a 4.7 μ F capacitor as close to V_{DD} as possible. Place the 0.1 μ F capacitor closest to V_{DD} .
8	OUTL	Left-Channel Analog Output

Detailed Description

The MAX5556–MAX5559 stereo audio sigma-delta DACs offer a complete stereo digital-to-analog system for consumer audio applications. The MAX5556–MAX5559 feature built-in digital interpolation/filtering, sigma-delta digital-to-analog conversion and analog output filters (Figure 2). Control logic and mute circuitry minimize audible pops and clicks during power-up, power-down, and whenever invalid clock conditions occur.

These stereo audio DACs receive input data over a 3-wire interface that supports up to 24 bits of left-justified, right-justified, or I²S-compatible audio data. The MAX5556 accepts left-justified I²S data, up to 24 bits. The MAX5557 accepts left-justified data, up to 24 bits. The MAX5558 accepts right-justified 16-bit data. The MAX5559 accepts right-justified 18-bit data. These DACs also support a wide range of sample rates from 2kHz to 48kHz. Direct analog output data is routed to the right or left output by driving LRCLK high or low. See the *Clock and Data Interface* section.

The MAX5556–MAX5559 support MCLK/LRCLK ratios of 256, 384, or 512. These devices allow a change to the clock speed ratio without causing glitches on the analog outputs by internally muting the audio during invalid clock conditions. The internal mute function ramps down the audio amplitude and forces the analog

outputs to a 2.4V quiescent voltage immediately upon clock loss or change of ratio. A soft-start routine is then engaged when a valid clock ratio is re-established, producing clickless and popless continuous operation.

The MAX5556-MAX5559 operate from a +4.75V to +5.5V analog supply and feature +87dB dynamic range with total harmonic distortion typically below -87dB.

Interpolator

The digital interpolation filter eliminates images of the baseband audio signal that exist at multiples of the input sample rate (fs). The resulting upsampled frequency spectrum has images of the input signal at multiples of 8 x fs. An additional upsampling sinc filter further reduces upsampling images up to 64 x fs. These images are ultimately removed through the internal analog lowpass filter and the external analog output filter.

Sigma-Delta Modulator/DAC

The MAX5556–MAX5559 use a multibit sigma-delta DAC with an oversampling ratio (OSR) of 64 to achieve a wide dynamic range. The sigma-delta modulator accepts a 3-bit data stream from the interpolation filter at a rate of 64 x fs (fs = LRCLK frequency) and provides an analog voltage representation of that data stream.




Figure 2. Functional Diagram




Figure 3. Load-Impedance Operating Region

Integrated Analog Lowpass Filter

The DAC output of the sigma-delta modulator is followed by an analog smoothing filter that attenuates high-frequency quantization noise. The corner frequency of the filter is approximately 2 x fs.

Integrated Analog Output Buffer

Following the analog lowpass filter, the analog signal is routed through internal buffers to OUTR and OUTL. The buffer can directly drive load resistances larger than $3k\Omega$ and load capacitances up to 100pF (Figure 3).

8

Clock and Data Interface

The MAX5556–MAX5559 strobe serial data (SDATA) in on the rising edge of SCLK. LRCLK routes data to the left or right outputs and, along with SCLK, defines the number of bits per sample transferred. The digital interpolators filter data at internal clock rates derived from the MCLK frequency. Each device supports both internal and external serial clock (SCLK) modes.

SDATA Input

The serial interface strobes data (SDATA) in on the rising edge of SCLK, MSB first. The MAX5556–MAX5559 support four different data formats, as detailed in Figures 4–7.




Figure 4. MAX5556 Data Format Timing




Figure 5. MAX5557 Data Format Timing




Figure 6. MAX5558 Data Format Timing




Figure 7. MAX5559 Data Format Timing

Serial Clock (SCLK)

SCLK strobes the individual data bits at SDATA into the DAC. The MAX5556–MAX5559 operate in one of two modes: internal serial clock mode or external serial clock mode.

External SCLK Mode

The MAX5556–MAX5559 operate in external serial clock mode when SCLK activity is detected. All four devices return to internal serial clock mode if no SCLK signal is detected for one LRCLK period. Figure 8 details the external serial clock mode timing parameters.

Internal SCLK Mode

The MAX5556–MAX5559 transition from external serial clock mode to internal serial clock mode if no SCLK signal is detected for one LRCLK period. In internal clock mode, SCLK is derived from and is synchronous with MCLK and LRCLK (operation in internal clock mode is identical to an external clock mode when LRCLK is synchronized with MCLK). Figure 9 details the internal serial clock mode timing parameters. Figure 10 details the generation of the internal clock.

10




Figure 8. External SCLK Serial Timing Diagram




Figure 9. Internal SCLK Serial Timing Diagram




Figure 10. Internal Serial Clock Generation

Left/Right Clock Input (LRCLK)

LRCLK is the left/right clock input signal for the 3-wire interface and sets the sample frequency (fg). On the MAX5556, drive LRCLK low to direct data to OUTL or LRCLK high to direct data to OUTR (Figure 4). On the MAX5557/MAX5558/MAX5559, drive LRCLK high to direct data to OUTL or LRCLK low to direct data to OUTR (Figures 5, 6, 7). LRCLK is internally resampled on each SCLK rising edge. The MAX5556–MAX5559 accept data at LRCLK audio sample rates from 2kHz to 50kHz.

Master Clock (MCLK)

MCLK accepts the master clock signal from an external clocking device and is used to derive internal clock frequencies. Set the MCLK/LRCLK ratio to 256, 384, or 512 to achieve the internal serial clock frequencies listed in Table 1. Table 2 details the MCLK/LRCLK ratios for three sample audio rates.

The MAX5556-MAX5559 detect the MCLK/LRCLK ratio during the initialization sequence by counting the number of MCLK transitions during a single LRCLK period. MCLK, SCLK, and LRCLK must be synchronous signals.

Table 1. Internal and External Clock Frequencies

PART	INTERNA CLOCK FF	EXTERNAL SERIAL	
PARI	MCLK/LRCLK = 256 OR 512	MCLK/LRCLK = 384	CLOCK FREQUENCY
MAX5556	32 x f _S	48 x f _S	User defined (Figure 4)
MAX5557	64 x fs	48 x f _S	User defined (Figure 5)
MAX5558	32 x fs	48 x f _S	User defined (Figure 6)
MAX5559	64 x fs	48 x f _S	User defined (Figure 7)

Table 2. MCLK/LRCLK Ratios

1 501 14	MCLK (MHz)				
LRCLK (kHz)	MCLK/LRCLK MCLK/LRCLK MCLK/LRC = 256 = 384 = 512				
32	8.1920	12.2880	16.3840		
44.1	11.2896	16.9344	22.5792		
48	12.2880	18.4320	24.5760		

Data Formats

MAX5556 I2S Left-Justified Data Format

The MAX5556 accepts data with an I²S left-justified data format, accepting up to 24 bits of data. SDATA accepts data in two's complement format with the MSB first. The MSB is valid on the second SCLK rising edge after LRCLK transitions low to high or high to low (Figure 4). Drive LRCLK low to direct data to OUTL. Drive LRCLK high to direct data to OUTR. The number of SCLK pulses with LRCLK high or low determines the number of bits transferred per sample. If fewer than 24 bits of data are written, the remaining LSBs are set to 0. If more than 24 bits are written, any bits after the LSB are ignored.

The MAX5556 accepts up to 24 bits of data in external serial clock mode or when the MCLK/LRCLK ratio is 384 (internal serial clock = 48 x fs) in internal serial clock mode. The DAC also accepts 16 bits of data in internal serial clock mode when the MCLK/LRCLK ratio is 256 or 512 (internal serial clock = 32 x fs).

MAX5557 Left-Justified Data Format

The MAX5557 accepts data with a left-justified data format, allowing for up to 24 bits of data. SDATA accepts data in two's complement format with the MSB first. The MSB is valid on the first SCLK rising edge after LRCLK transitions low to high or high to low (Figure 5). Drive LRCLK high to direct data to OUTL. Drive LRCLK low to direct data to OUTR. The number of SCLK pulses with LRCLK high or low determines the number of bits transferred per sample. If fewer than 24 bits of data are written, the remaining LSBs are set to 0. If more than 24 bits are written, the bits after the LSB are ignored.

The MAX5557 accepts up to 24 bits of data in external serial clock mode and internal serial clock mode. Program the MCLK/LRCLK ratio to 384 to operate the internal serial clock at 48 x fs. Program the MCLK/LRCLK ratio to 256 or 512 to operate the internal serial clock at $64 \times f_{\rm S}$.

MAX5558 16-Bit Right-Justified Data Format

The MAX5558 operates from a 16-bit right-justified data format. The LSB is valid on the final SCLK rising edge prior to LRCLK transitioning low to high or high to low (Figure 6). In external serial clock mode, the MAX5558 requires a minimum of 32 SCLK cycles per LRCLK period (16 SCLK cycles with LRCLK low and 16 SCLK cycles with LRCLK high). Drive LRCLK high to direct data to OUTL. Drive LRCLK low to direct data to OUTR. Any additional SDATA bits prior to the MSB are ignored.

The MAX5558 accepts 16 bits of data in external serial clock mode and internal serial clock mode. Program the MCLK/LRCLK ratio to 384 to operate the internal serial clock at 48 x fg. Program the MCLK/LRCLK ratio to 256 or 512 to operate the internal serial clock at 32 x fg.

MAX5559 18-Bit Right-Justified Data Format

The MAX5559 accepts data with an 18-bit right-justified data format. The LSB is valid on the final SCLK rising edge prior to LRCLK transitioning low to high or high to low (Figure 7). In external serial clock mode, the MAX5559 requires a minimum of 36 SCLK cycles per LRCLK period (18 SCLK cycles with LRCLK low and 18 SCLK cycles with LRCLK high). Drive LRCLK high to direct data to OUTL. Drive LRCLK low to direct data to OUTR. Any additional SDATA bits prior to the MSB are ignored.

The MAX5559 accepts 18 bits of data in external serial clock mode and internal serial clock mode. Program the MCLK/LRCLK ratio to 384 to operate the internal serial clock at 48 x fs. Program the MCLK/LRCLK ratio to 256 or 512 to operate the internal serial clock at 64 x fs.

External Analog Filter

Use an external lowpass analog filter to further reduce harmonic images, noise, and spurs. The external analog filter can be either active or passive depending upon performance and design requirements. For example filters, see Figures 11 and 12 and the *Applications Information* section. Careful attention should be paid when selecting capacitors for audio signal path applications. NPO and COG types are recommended as are aluminum electrolytics and some tantalum varieties. Use of generic ceramic types is not recommended and may result in degraded THD performance. Always consult manufacturers' data sheets and applications information.




Figure 11. Passive Component Analog Output Filter




Figure 12. Active Component Analog Output Filter




Figure 13. Internal State Diagram

Pop and Click Suppression

The MAX5556–MAX5559 feature a pop and click supression routine to reduce the unwanted audible effects of system transients. This routine produces glitch-free operation at the outputs during power-on, loss of clock, or invalid clock conditions. See Figure 13 for a detailed state diagram during transient conditions.

Power-Up

Once the MAX5556–MAX5559 recognize a valid MCLK/LRCLK ratio (256, 384, or 512), the analog outputs (OUTR and OUTL) are enabled in stages using a glitchless ramping routine. First, the outputs ramp up to the quiescent output voltage at a rate of 5V/s typ (see Figure 14). After the outputs reach the quiescent voltage, the converted data stream begins soft-start ramping, achieving the full-scale operation over a 20ms period.

If invalid clock signals are detected while the outputs are DC ramping to their quiescent state, the outputs stop ramping and hold their preset values until valid clock signals are restored (Figure 15).

Loss of Clock and Invalid Clock Conditions

The MAX5556–MAX5559 mute both outputs after detecting one of four invalid clock conditions. All four devices mute their outputs to prevent propagation of pops, clicks, or corrupted data through the signal path. The MAX5556–MAX5559 force the outputs to the quiescent DC voltage (2.4V) to prevent clicks in capacitive-coupled systems. Invalid clock conditions include:

- MCLK/LRCLK ratio changes between 256, 384, and 512
- 2. Transition between internal and external serialclock mode
- 3. Invalid MCLK/LRCLK ratio
- 4. MCLK falls below the minimum operating frequency 2kHz

When the MCLK/LRCLK ratio returns to 256, 384, or 512 and MCLK is equal or greater than its minimum operating frequency, the MAX5556–MAX5559 outputs return to their full-scale setting over a soft-start mute time of 20ms (Figure 15).

Power-Down

When the positive supply is removed from the MAX5556–MAX5559, the outputs discharge to ground. When power is restored, the power-up ramp routine engages once a valid clock ratio is established (see the *Power-Up* section).

Avoid violating absolute maximum conditions by supplying digital inputs to the part or forcing voltages on the analog outputs during a loss-of-power event.

Applications Information

Low-Cost Line-Level Solution

Connect the MAX5556–MAX5559 outputs through a passive output filter as detailed in Figure 11 for a low-cost solution. This lowpass filter yields single-pole (20dB/decade) roll-off at a corner frequency ($f_{\rm C}$) determined by:

$$f_C = \frac{1}{2\pi RC}$$

In the case of Figure 11, fC is approximately 190kHz.

High-Performance Line-Level Solution

For enhanced performance, connect the MAX5556–MAX5559 outputs to an active filter by using an operational amplifier as shown in Figure 12. The use of an active filter allows for steeper roll-off, more efficient filtering, and also adds the capability of a programmable output gain.

Power-Supply Sequencing

For correct power-up sequencing, apply V_{DD} and then connect the input digital signals. Do not apply digital signals before V_{DD} is applied.

Do not violate any of the absolute maximum ratings by removing power with the digital inputs still connected. To correctly power down the device, first disconnect the digital input signals, and then remove $V_{\mbox{\scriptsize DD}}$.




Figure 14. Power-Up Sequence




Figure 15. Invalid Clock Output Response

Power-Supply Connections and Ground Management


Proper layout and grounding are essential for optimum performance. Use large traces for the power-supply inputs and analog outputs to minimize losses due to parasitic trace resistance. Large traces also aid in moving heat away from the package. Proper grounding improves audio performance, minimizes crosstalk between channels, and prevents any switching noise from coupling into the audio signal. Route the analog paths (GND, VDD, OUTL, and OUTR) away from the digital signals. Connect a 0.1µF capacitor in parallel with a 4.7µF capacitor as close to VDD as possible. Low ESR-type capacitors are recommended for supply decoupling applications. A small value COG-type bypass capacitor located as close to the device as possible is recommended in parallel with larger values.

__Chip Information

PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.